Infineon AURIX Architektur: Überblick AURIX Multicore CPU, Pipelines, Register Sets, Floating Point Unit FPU, DSP-Erweiterung, Memory Model, Local und Global Memory Units, On-chip-Bussysteme: 64-Bit XBAR, 32-Bit System Peripheral Bus SPB, TRAP Hand...